Abstract-The paper presents a new node architecture for an all-optical packet router employing multiple pulse position modulation (PPM) routing table with a hybrid packet header correlation scheme. Most existing routing tables within a node contain a large number of entries, thus resulting in a long packet header address correlation time before delivering the incoming packet to its destination. In the proposed multiple PPM routing tables (PPRTs) the packet header address is based on the binary and PPM formats which leads to a much reduced routing table size. The packet header address correlation is carried out using only a single optical AND gate, thus offering reduced system complexity. It is also shown that the proposed scheme offers unicast/multi-cast/broadcast transmitting capabilities. The propose scheme is simulated and its characteristics are investigated. The output inter-channel crosstalk (CXn of up to -18 dB and output packet power fluctuation of 2 dB have been achieved, which largely depend on the guard time between the arriving packets.
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I. INTRODUCTION
In high-speed all-optical packet routing it is advantageous to replace packet header processing based on the slow optical/electrical/optical (O/E/O) conversion modules with an entirely optical scheme to achieve a higher data throughput and lower power consumption [1, 2] . In recent years we have seen the development of Boolean logic gates [3] [4] [5] (such as AND, OR and XOR) with the operating data rates higher than 40 Gbit/s have become the key enabling technology for realizing all-optical processing, data storing (flip-flop) and 978-1-4244-1982-1/08/$25.00 ©2008 IEEE packet routing. Common packet header processing is carried out by sequentially correlating the incoming packet header address with each entry of a local routing table. For a small size network this is viable provided the routing table size is small. However, for a large size network with a routing table with hundreds or thousands of entries, the cost, complexity and packet header processing become a real issue. In [6] it has been shown that packet header processing time (i.e. correlation time) can be significantly reduced by adopting a multiple PPM routing table where only a subset of the header address is converted into a PPM format. To generate a PPM format in each node will require a serial to parallel converter (SPC), an array of 1x2 optical switches, and fibre delay lines. However, to convert a long header address, a large number of optical switches and delay lines are required, thus resulting in deterioration of the extinction in the PPM-converted address [7] .
In this paper, we propose a simple hybrid header address correlation scheme with no PPM address conversion module, offering a number of advantageous including (i) significantly reduced routing table entries, (ii) considerably reduced correlation processing time by using merely a single bitwise AND gate instead of a large number of gates with a low response-time, and (iii) unicast, multi-cast and broadcast transmission modes embedded in the optical layer. The proposed scheme offers reduced complexity compared with a previous correlation scheme due to exclusion of the PPM address conversion module [6] . The paper is organized as follows: after the introduction, the format of the hybrid header address and the principle of the multiple PPRTs are illustrated in Section 2. The proposed node architecture is outlined in Section 3. In Section 4 simulation results and discussions are presented. Finally, Section 5 will conclude the paper. a th a3 a4 
II. HYBRID HEADER ADDRESS CORRELATION

A. Hybrid Address
A typical packet is composed of a header (clock and address) and a payload. The clock signal, normally the first bit within the packet header, is used for synchronization within the router. In contrast to the conventional header address format, which is binary, here we have adopted a hybrid binary and PPM formats. Here a packet composed of 3-element is defined by a set S = {SC ,SA'Sp} , where the elements representing the clock, address, and payload, respectively is given as:
where SA t and SAZ represent the most significant bits and a PPM format given as: 
III. NODES ARCHITECTURE
The proposed router with a multiple PPRT and M-output ports is composed of a number of main modules including a clock extraction module (CEM), a header address extraction module (HEM), a multiple PPRT generator, AND gates, 1 x M all-optical switch, an optical switch control module (OSC), and a number of 1 x 2 high extinction ratio optical switches (SW) [7] , see Figure 2 . The received packet Pin(t) after splitting is applied to the CEM, HEM and optical switch modules, respectively. The extracted clock pulse c(t) having been delayed by 2T b and 0 is applied to the HEM and SW4, respectively, whereas the outputs of HEM are applied to the SWs 3&4 and the AND gates. The two MSB bits (a4 and a3)
are checked by SWs 4&3 to select the first two groups E A and E B , and E c or ED of multiple PPRTs, respectively for address correlation. PPRTs with the same i th index are combined together and applied to the optical AND gates for address correlation. Note that, only one multiple PPRT is used for correlation with an incoming packet header address XPPM(t). The outputs of the multiple PPRTs, see Figures 2 , are given as [6] :
Where each d k element corresponds to the decimal values of the header address bits assigned to the node output k
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The SMZ based optical AND gates [7] outputs are given by:
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Extrodeclc:locll where G os is the optical switch gain. If more than one pulse is located at the same position in more than one (or all) PPRT entries, then the packet is broadcasted to multiple outputs (i.e. multicast) or all outputs (i.e. broadcast), respectively.
IV. RESULTS AND DISCUSSIONS
The router shown in Figure 2 is simulated using the Virtual Photonics simulation software (VPI 1M ). By taking advantage of the hybrid address, the new node architecture could be constructed with reduced complexity due to exclusion of the PPM address conversion module within the router. Table III shows all the main simulation parameters adopted [7] . Six optical packets with addresses of #0, #1, #5, #12, # 19 and #31 (decimal values) are transmitted sequentially at 160 Gb/s with 1 ns inter-packet guard time. Each packet contains a I-bit clock, a 10-bit hybrid address and a 53-byte payload (ATM cell size) [8] . Figure 3(a) shows the time waveforms of the six input packets with the inset illustrating the zoomed-in packet hybrid header with an address decimal metric of #31. The extracted clock pulses are presented in Figure 3 
where Pnt is the peak output signal power of the undesired packet and P t is the average output signal power of the lowest target desired packet. The undesired CXT is due to the incompleted cut-off edge of the switching window profile induced by the slow gain recovery of the SOA [9] . CXT is high for lower values of the packet guard time, improving significantly by increasing the guard time reaching '" -18 dB beyond the packet guard time of 1.2 ns. This improvement is due to the switching window being completely closed. However as the guard time increases beyond 1.2 ns, no further improvement is achieved. This is because the eXT is solely due to the extinction ratio of matched signal m(t), see Figure 2 .
The power fluctuation of the extracted clock signals and the output packets are defined by the differences between the highest and lowest intensity in decibel, see Figure 3 (b) and 3(f), respectively. Figure 4 shows that the minimum power fluctuations of the clock signal and the output packets are 0.3 dB and 2 dB, respectively. The observed power fluctuation of the switched packets is mainly due to the unequal output power of the AND gates, see Figure 3 (c)-(e). This is because power fluctuation of the extracted clock signals (see Figure  3 (b» increases after passing through two amplification stages (i.e. SW4 and SW3), thus resulting in an unequal input power at the input of the AND gates. Thus the need for a wider packet guard time of greater than Ins).
v. CONCLUSION
The paper has presented an all-optical packet-switched routing scheme with a hybrid header address correlation scheme. The 1xM router architecture with the multiple PPRTs is also illustrated, the proposed routing scheme offers a reduced complexity and avoids the speed limitation imposed by the non-linear element based optical AND gates. Header processing and packet routing have been simulated and the results obtained show that this router can operate at 160 Gb/s with the output inter-channel crosstalk (eX/) of up to -18 dB and the margin of output packet power fluctuation is 2 dB largely dependent on the guard time between the packets.
